

Assignment Three

Classes & CRT

By: Eng. Islam Hamdy Mohamed

Guided By: Eng. Hassan Khaled

1. Snippets for the implemented code

```
1 package enum_pkg;
2     typedef enum bit [1:0] {
3         No_Parity    = 2'b00,
4         ODD_Parity   = 2'b01,
5         EVEN_Parity  = 2'b10
6     } Parity_t;
7 endpackage
```

Figure 1 Enum Package Definition (enum_pkg.sv)

```
1 package Uart_packet;
2
3 import enum_pkg::*;
4
5 class Uart_class;
6     rand logic [7:0] data_in;
7     rand enum_pkg::Parity_t parity_in;
8
9     constraint Data_C {
10         data_in dist { 8'h00 :/ 30, 8'hFF :/ 30, [8'h01:8'hFE] :/ 40};
11         parity_in dist {No_Parity :/ 20, ODD_Parity :/ 40, EVEN_Parity :/ 40};
12     }
13
14     // Changed task to function void to prevent function-calling-task warning
15     function void Print();
16         $display("displaying the stimulus values : data_in = %0h, parity_in = %0s",
17             data_in, parity_in.name());
18     endfunction
19
20     function Uart_class generate_stimulus();
21         Uart_class pkt = new();
22         if (pkt.randomize()) begin
23             pkt.Print();
24             return pkt;
25         end else begin
26             $display("Randomization failed");
27             return null;
28         end
29     endfunction
```

Figure 2 Uart_packet Class 1.1

```

1 task golden_model(ref logic expected_queue[$]);
2   expected_queue.delete(); // Clear old contents
3
4   expected_queue.push_back(1'b0);
5
6   for (int i = 0; i < 8; i++) begin
7     expected_queue.push_back(this.data_in[i]);
8   end
9
10  if (this.parity_in == enum_pkg::EVEN_Parity) begin
11    expected_queue.push_back(~(^this.data_in)); // Even Parity[cite: 1]
12  end else if (this.parity_in == enum_pkg::ODD_Parity) begin
13    expected_queue.push_back(^this.data_in); // Odd Parity[cite: 1]
14  end
15
16  expected_queue.push_back(1'b1);
17 endtask
18
19 task drive_stim(
20   ref bit clk,
21   ref bit tx_busy,
22   ref bit tx_start,
23   ref logic [7:0] tb_data_in,
24   ref bit parity_en,
25   ref bit even_parity
26 );
27   if (tx_busy) begin
28     $display("Notice: Transmitter is busy, waiting for it to finish...");
29     wait (tx_busy == 1'b0);
30   end
31
32   // Drive stimulus using blocking assignments (=) for automatic ref variables
33   @(posedge clk);
34   tx_start = 1'b1;
35   tb_data_in = this.data_in;
36   parity_en = (this.parity_in != enum_pkg::No_Parity);
37   even_parity = (this.parity_in == enum_pkg::EVEN_Parity);
38
39   @(posedge clk);
40   tx_start = 1'b0;
41 endtask

```

Figure 3 Uart_packet Class 1.2

```

1  task collect_output(
2      ref bit clk,
3      ref bit tx_busy,
4      ref bit tx,
5      ref logic actual_queue[$]
6  );
7      int total_bits;
8      total_bits = (this.parity_in == enum_pkg::No_Parity) ? 10 : 11;
9
10     wait (tx_busy == 1'b1);
11     wait (tx == 1'b0);
12     repeat (total_bits) begin
13         @(negedge clk); // Sampling at negedge guarantees stable data on tx pin
14         actual_queue.push_back(tx);
15     end
16     wait (tx_busy == 1'b0);
17 endtask
18
19 task check_result(ref logic actual_queue[$], ref logic expected_queue[$]);
20     bit match = 1;
21
22     // Check if both queues have the same number of collected bits
23     if (actual_queue.size() != expected_queue.size()) begin
24         $display("[ERROR] Size mismatch! expected_size = %0d, actual_size = %0d",
25             expected_queue.size(), actual_queue.size());
26         match = 0;
27     end else begin
28         // Compare each expected bit against the actual output bit
29         foreach (expected_queue[i]) begin
30             if (expected_queue[i] != actual_queue[i]) begin
31                 $display("[MISMATCH] Bit [%0d]: Expected = %0b, Actual = %0b",
32                     i, expected_queue[i], actual_queue[i]);
33                 match = 0;
34             end else begin
35                 $display("[MATCH] Bit [%0d]: Expected = %0b, Actual = %0b",
36                     i, expected_queue[i], actual_queue[i]);
37             end
38         end
39     end
40
41     // Report final comparison status for current packet
42     if (match) begin
43         $display("[TEST PASSED] Frame transmitted correctly!\n");
44     end else begin
45         $display("[TEST FAILED] Mismatch detected in transmission!\n");
46     end
47
48     // Flush queues to prepare for the next stimulus frame
49     expected_queue.delete();
50     actual_queue.delete();
51 endtask
52
53 endclass
54 endpackage

```

Figure 1 Uart_packet Class 1.3

```

1  module Testbench;
2
3      import Uart_packet::*;
4      bit clk, rst_n, tx_start;
5      logic [7:0] data_in;
6      bit parity_en;    // 1 = enable parity
7      bit even_parity; // 1 = even, 0 = odd
8      bit tx, tx_busy;
9      logic actual_queue[$], expected_queue[$];
10
11     // Clk generation
12     initial begin
13         clk = 0;
14         forever begin
15             #1 clk = ~clk;
16         end
17     end
18
19     // DUT connections
20     uart_tx DUT (
21         .clk(clk),
22         .data_in(data_in),
23         .rst_n(rst_n),
24         .tx(tx),
25         .tx_busy(tx_busy),
26         .tx_start(tx_start),
27         .parity_en(parity_en),
28         .even_parity(even_parity)
29     );
30
31     Uart_class pkt;

```

Figure 2 1.1 Top-Level Testbench Environment (Testbench.sv)

```

1  initial begin
2
3      // Reset all
4      rst_n = 0;
5      tx_start = 0;
6
7      // Check reset
8      @(negedge clk);
9      @(negedge clk);
10     @(negedge clk);
11     if (tx == 1'b1 && tx_busy == 1'b0) begin
12         $display("=====> Reset button work correctly <=====");
13     end else begin
14         $display("=====> Reset button does not work correctly <=====");
15     end
16
17     // Check transition from IDLE to Start
18     rst_n = 1'b1;
19     tx_start = 1'b1;
20     @(negedge clk);
21     tx_start = 1'b0; // Clear tx_start so DUT can complete and clear tx_busy!
22
23     if (tx == 1'b1 || tx_busy == 1'b1) begin
24         $display("Transition from IDLE to START state DONE");
25     end else begin
26         $display("Transition from IDLE to START state FAILED");
27     end
28
29     // Wait for DUT to return to IDLE before starting the stimulus loop
30     wait (tx_busy == 1'b0);
31
32     // Sending Data
33     repeat(100) begin
34         pkt = new();
35         pkt = pkt.generate_stimulus();
36
37         pkt.golden_model(expected_queue);
38         pkt.drive_stim(clk, tx_busy, tx_start, data_in, parity_en, even_parity);
39         pkt.collect_output(clk, tx_busy, tx, actual_queue);
40         pkt.check_result(actual_queue, expected_queue);
41     end
42
43     $display("=====> All Tests Completed <=====");
44     $stop();
45
46 end
47
48 endmodule

```

Figure 3 1.2 Top-Level Testbench Environment (Testbench.sv)

```

1  DATA: begin
2      tx <= shift_reg[0];           //FIX_ME::convert to 0 to fix ==> Done
3      shift_reg <= shift_reg >> 1; //FIX_ME::convert to >> to fix ==> Done
4      bit_cnt <= bit_cnt + 1;
5      if (bit_cnt == 4'd7) begin
6          if (parity_en)
7              state <= PARITY;
8          else
9              state <= STOP;
10     end
11 end
12

```

Figure 4 RTL Correction for Data Bit Order Inversion (DATA State)

➤ **Description:**

1. **Original Bug:** The design was initially transmitting data MSB-first by driving tx <= shift_reg[7] and shifting left (shift_reg << 1), which violates the standard LSB-first UART transmission protocol.
2. **Applied Fix:** Updated line 2 to transmit from bit 0 (tx <= shift_reg[0]) and line 3 to shift right (shift_reg <= shift_reg >> 1), ensuring correct LSB-to-MSB sequence.

```

1  IDLE: begin
2      tx <= 1'b1;
3      tx_busy <= 1'b0;
4      if (tx_start) begin
5          shift_reg <= data_in;
6          bit_cnt <= 4'd0;
7          parity_bit <= (even_parity) ? ~(^data_in) : (^data_in); // Islam :: First bug parity_bit <= (even_parity) ? ~(^data_in) : (^data_in); ==> Done
8          tx_busy <= 1'b1;
9          state <= START;
10     end
11 end
12




```

Figure 5 RTL Correction for Parity Bit Logic Inversion (IDLE State)

➤ **Description:**

1. **Original Bug:** The conditional ternary logic inside the IDLE state inverted the parity bit calculation—generating odd parity when even_parity = 1 and even parity when even_parity = 0.
2. **Applied Fix:** Corrected line 7 to parity_bit <= (even_parity) ? ~(^data_in) : (^data_in);, accurately generating Even parity for mode 1 and Odd parity for mode 0.

❖ Snippet for the waveform shows the different testcases



- ❖ Snippets for the logs show the all printed values.

```
# =====> Reset button work correctly <=====
# ** Note: $stop      : Testbench.sv(40)
#      Time: 6 ns   Iteration: 1   Instance: /Testbench
```

Figure 12 Log(Check the reset button)

```
# Trantransition from IDLE to START state DONE
# ** Note: $stop      : Testbench.sv(51)
#      Time: 8 ns   Iteration: 1   Instance: /Testbench
```

Figure 7 Log(Transition From IDLE to Start)

```
displaying the stimulus values : data_in = 7d, parity_in = ODD_Parity
[MATCH] Bit [0]: Expected = 0, Actual = 0
[MISMATCH] Bit [1]: Expected = 1, Actual = 0
[MATCH] Bit [2]: Expected = 0, Actual = 0
[MATCH] Bit [3]: Expected = 1, Actual = 1
[MATCH] Bit [4]: Expected = 1, Actual = 1
[MATCH] Bit [5]: Expected = 1, Actual = 1
[MATCH] Bit [6]: Expected = 1, Actual = 1
[MATCH] Bit [7]: Expected = 1, Actual = 1
[MATCH] Bit [8]: Expected = 0, Actual = 0
[MISMATCH] Bit [9]: Expected = 0, Actual = 1
[MATCH] Bit [10]: Expected = 1, Actual = 1
[TEST FAILED] Mismatch detected in transmission!

displaying the stimulus values : data_in = f8, parity_in = ODD_Parity
[MATCH] Bit [0]: Expected = 0, Actual = 0
[MATCH] Bit [1]: Expected = 0, Actual = 0
[MISMATCH] Bit [2]: Expected = 0, Actual = 1
[MISMATCH] Bit [3]: Expected = 0, Actual = 1
[MATCH] Bit [4]: Expected = 1, Actual = 1
[MATCH] Bit [5]: Expected = 1, Actual = 1
[MATCH] Bit [6]: Expected = 1, Actual = 1
[MISMATCH] Bit [7]: Expected = 1, Actual = 0
[MISMATCH] Bit [8]: Expected = 1, Actual = 0
[MISMATCH] Bit [9]: Expected = 1, Actual = 0
[MISMATCH] Bit [10]: Expected = 1, Actual = 0
[TEST FAILED] Mismatch detected in transmission!
```

Figure 14 Log shows a mismatch in the transmission

```

# displaying the stimulus values : data_in = ff, parity_in = EVEN_Parity
# [MATCH] Bit [0]: Expected = 0, Actual = 0
# [MATCH] Bit [1]: Expected = 1, Actual = 1
# [MATCH] Bit [2]: Expected = 1, Actual = 1
# [MATCH] Bit [3]: Expected = 1, Actual = 1
# [MATCH] Bit [4]: Expected = 1, Actual = 1
# [MATCH] Bit [5]: Expected = 1, Actual = 1
# [MATCH] Bit [6]: Expected = 1, Actual = 1
# [MATCH] Bit [7]: Expected = 1, Actual = 1
# [MATCH] Bit [8]: Expected = 1, Actual = 1
# [MATCH] Bit [9]: Expected = 1, Actual = 1
# [MATCH] Bit [10]: Expected = 1, Actual = 1
# [TEST PASSED] Frame transmitted correctly!
#
# displaying the stimulus values : data_in = 0, parity_in = EVEN_Parity
# [MATCH] Bit [0]: Expected = 0, Actual = 0
# [MATCH] Bit [1]: Expected = 0, Actual = 0
# [MATCH] Bit [2]: Expected = 0, Actual = 0
# [MATCH] Bit [3]: Expected = 0, Actual = 0
# [MATCH] Bit [4]: Expected = 0, Actual = 0
# [MATCH] Bit [5]: Expected = 0, Actual = 0
# [MATCH] Bit [6]: Expected = 0, Actual = 0
# [MATCH] Bit [7]: Expected = 0, Actual = 0
# [MATCH] Bit [8]: Expected = 0, Actual = 0
# [MATCH] Bit [9]: Expected = 1, Actual = 1
# [MATCH] Bit [10]: Expected = 1, Actual = 1
# [TEST PASSED] Frame transmitted correctly!

```

Figure 15 Log for testing the corners

```

displaying the stimulus values : data_in = 7d, parity_in = ODD_Parity
[MATCH] Bit [0]: Expected = 0, Actual = 0
[MATCH] Bit [1]: Expected = 1, Actual = 1
[MATCH] Bit [2]: Expected = 0, Actual = 0
[MATCH] Bit [3]: Expected = 1, Actual = 1
[MATCH] Bit [4]: Expected = 1, Actual = 1
[MATCH] Bit [5]: Expected = 1, Actual = 1
[MATCH] Bit [6]: Expected = 1, Actual = 1
[MATCH] Bit [7]: Expected = 1, Actual = 1
[MATCH] Bit [8]: Expected = 0, Actual = 0
[MATCH] Bit [9]: Expected = 0, Actual = 0
[MATCH] Bit [10]: Expected = 1, Actual = 1
[TEST PASSED] Frame transmitted correctly!

displaying the stimulus values : data_in = f8, parity_in = ODD_Parity
[MATCH] Bit [0]: Expected = 0, Actual = 0
[MATCH] Bit [1]: Expected = 0, Actual = 0
[MATCH] Bit [2]: Expected = 0, Actual = 0
[MATCH] Bit [3]: Expected = 0, Actual = 0
[MATCH] Bit [4]: Expected = 1, Actual = 1
[MATCH] Bit [5]: Expected = 1, Actual = 1
[MATCH] Bit [6]: Expected = 1, Actual = 1
[MATCH] Bit [7]: Expected = 1, Actual = 1
[MATCH] Bit [8]: Expected = 1, Actual = 1
[MATCH] Bit [9]: Expected = 1, Actual = 1
[MATCH] Bit [10]: Expected = 1, Actual = 1
[TEST PASSED] Frame transmitted correctly!

```

Figure 16 Log for different data with different parity bits

❖ Snippet for Do file you have used for automating the process.




Figure 8 Do file used for automating the process

❖ Summary of Found Bugs & Fixes:

1. Data Bit Order Inversion (MSB-First Transmission)
 - Issue: The original RTL transmitted data bits MSB-first (shift_reg[7] with shift_reg << 1), violating standard LSB-first UART protocol rules.
 - Resolution: Updated the DATA state logic to send LSB-first using tx <= shift_reg[0] and shift_reg <= shift_reg >> 1.
2. Parity Bit Logic Inversion
 - Issue: The parity generation logic was inverted in the IDLE state, producing Odd parity when Even mode was selected and vice versa.
 - Resolution: Corrected the parity ternary statement to parity_bit <= (even_parity) ? ~(^data_in) : (^data_in).